Nut/OS  4.10.3
API Reference
at91sam9260.h
Go to the documentation of this file.
00001 #ifndef _ARCH_ARM_SAM9260_H_
00002 #define _ARCH_ARM_SAM9260_H_
00003 /*
00004  * Copyright (C) 2006-2007 by egnite Software GmbH. All rights reserved.
00005  *
00006  * Redistribution and use in source and binary forms, with or without
00007  * modification, are permitted provided that the following conditions
00008  * are met:
00009  *
00010  * 1. Redistributions of source code must retain the above copyright
00011  *    notice, this list of conditions and the following disclaimer.
00012  * 2. Redistributions in binary form must reproduce the above copyright
00013  *    notice, this list of conditions and the following disclaimer in the
00014  *    documentation and/or other materials provided with the distribution.
00015  * 3. Neither the name of the copyright holders nor the names of
00016  *    contributors may be used to endorse or promote products derived
00017  *    from this software without specific prior written permission.
00018  *
00019  * THIS SOFTWARE IS PROVIDED BY EGNITE SOFTWARE GMBH AND CONTRIBUTORS
00020  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
00021  * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
00022  * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL EGNITE
00023  * SOFTWARE GMBH OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
00024  * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
00025  * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
00026  * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
00027  * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
00028  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
00029  * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
00030  * SUCH DAMAGE.
00031  *
00032  * For additional information see http://www.ethernut.de/
00033  */
00034 
00073 #include <arch/arm/v5te.h>
00074 
00075 #define FLASH_BASE      0x100000UL
00076 #define RAM_BASE        0x200000UL
00077 
00078 #define TC_BASE         0xFFFA0000      
00079 #define UDP_BASE        0xFFFA4000      
00080 #define MCI_BASE        0xFFFA8000      
00081 #define TWI_BASE        0xFFFAC000      
00082 #define USART0_BASE     0xFFFB0000      
00083 #define USART1_BASE     0xFFFB4000      
00084 #define USART2_BASE     0xFFFB8000      
00085 #define SSC_BASE        0xFFFBC000      
00086 #define ISI_BASE        0xFFFC0000      
00087 #define EMAC_BASE       0xFFFC4000      
00088 #define SPI0_BASE       0xFFFC8000      
00089 #define SPI1_BASE       0xFFFCC000      
00090 #define USART3_BASE     0xFFFD0000      
00091 #define USART4_BASE     0xFFFD4000      
00092 #define USART5_BASE     0xFFFD8000      
00093 #define TC345_BASE      0xFFFDC000      
00094 #define ADC_BASE        0xFFFE0000      
00095 #define ECC_BASE        0xFFFFE800      
00096 #define SDRAMC_BASE     0xFFFFEA00      
00097 #define SMC_BASE        0xFFFFEC00      
00098 #define MATRIX_BASE     0xFFFFEE00      
00099 #define CCFG_BASE       0xFFFFEF10      
00100 #define AIC_BASE        0xFFFFF000      
00101 #define DBGU_BASE       0xFFFFF200      
00102 #define PIOA_BASE       0xFFFFF400      
00103 #define PIOB_BASE       0xFFFFF600      
00104 #define PIOC_BASE       0xFFFFF800      
00105 #define PMC_BASE        0xFFFFFC00      
00106 #define RSTC_BASE       0xFFFFFD00      
00107 #define RTT_BASE        0xFFFFFD20      
00108 #define PIT_BASE        0xFFFFFD30      
00109 #define WDT_BASE        0xFFFFFD40      
00111 #define PERIPH_RPR_OFF  0x00000100      
00112 #define PERIPH_RCR_OFF  0x00000104      
00113 #define PERIPH_TPR_OFF  0x00000108      
00114 #define PERIPH_TCR_OFF  0x0000010C      
00115 #define PERIPH_RNPR_OFF 0x00000110      
00116 #define PERIPH_RNCR_OFF 0x00000114      
00117 #define PERIPH_TNPR_OFF 0x00000118      
00118 #define PERIPH_TNCR_OFF 0x0000011C      
00119 #define PERIPH_PTCR_OFF 0x00000120      
00120 #define PERIPH_PTSR_OFF 0x00000124      
00122 #define PDC_RXTEN       0x00000001      
00123 #define PDC_RXTDIS      0x00000002      
00124 #define PDC_TXTEN       0x00000100      
00125 #define PDC_TXTDIS      0x00000200      
00127 #define DBGU_HAS_PDC
00128 #define SPI_HAS_PDC
00129 #define SSC_HAS_PDC
00130 #define USART_HAS_PDC
00131 #define USART_HAS_MODE
00132 #define MCI_HAS_PDC
00133 #define PMC_HAS_PLLB
00134 #define PMC_HAS_MDIV
00135 
00136 #define PIO_HAS_MULTIDRIVER
00137 #define PIO_HAS_PULLUP
00138 #define PIO_HAS_PERIPHERALSELECT
00139 #define PIO_HAS_OUTPUTWRITEENABLE
00140 
00141 #include <arch/arm/atmel/at91_tc.h>
00142 #include <arch/arm/atmel/at91_us.h>
00143 #include <arch/arm/atmel/at91_dbgu.h>
00144 #include <arch/arm/atmel/at91_emac.h>
00145 #include <arch/arm/atmel/at91_spi.h>
00146 #include <arch/arm/atmel/at91_aic.h>
00147 #include <arch/arm/atmel/at91_pio.h>
00148 #include <arch/arm/atmel/at91_pmc.h>
00149 #include <arch/arm/atmel/at91_rstc.h>
00150 #include <arch/arm/atmel/at91_wdt.h>
00151 #include <arch/arm/atmel/at91_ssc.h>
00152 #include <arch/arm/atmel/at91_twi.h>
00153 #include <arch/arm/atmel/at91_smc.h>
00154 #include <arch/arm/atmel/at91_mci.h>
00155 #include <arch/arm/atmel/at91_matrix.h>
00156 #include <arch/arm/atmel/at91_ccfg.h>
00157 #include <arch/arm/atmel/at91_sdramc.h>
00158 #include <arch/arm/atmel/at91_adc.h>
00159 
00162 
00165 #define FIQ_ID      0           
00166 #define SYSC_ID     1           
00167 #define PIOA_ID     2           
00168 #define PIOB_ID     3           
00169 #define PIOC_ID     4           
00170 #define ADC_ID      5           
00171 #define US0_ID      6           
00172 #define US1_ID      7           
00173 #define US2_ID      8           
00174 #define MCI_ID      9           
00175 #define UDP_ID      10          
00176 #define TWI_ID      11          
00177 #define SPI0_ID     12          
00178 #define SPI1_ID     13          
00179 #define SSC_ID      14          
00180 #define TC0_ID      17          
00181 #define TC1_ID      18          
00182 #define TC2_ID      19          
00183 #define UHP_ID      20          
00184 #define EMAC_ID     21          
00185 #define ISI_ID      22          
00186 #define US3_ID      23          
00187 #define US4_ID      24          
00188 #define US5_ID      25          
00189 #define TC3_ID      26          
00190 #define TC4_ID      27          
00191 #define TC5_ID      28          
00192 #define IRQ0_ID     29          
00193 #define IRQ1_ID     30          
00194 #define IRQ2_ID     31          
00197 
00198 
00200 #define PA31_SCK0_A         31  
00201 #define PB4_TXD0_A          4   
00202 #define PB5_RXD0_A          5   
00203 #define PB27_CTS0_A         27  
00204 #define PB26_RTS0_A         26  
00205 #define PB25_RI0_A          25  
00206 #define PB22_DSR0_A         22  
00207 #define PB23_DCD0_A         23  
00208 #define PB24_DTR0_A         24  
00210 #define PA29_SCK1_A         29  
00211 #define PB6_TXD1_A          6   
00212 #define PB7_RXD1_A          7   
00213 #define PB29_CTS1_A         29  
00214 #define PB28_RTS1_A         28  
00216 #define PA30_SCK2_A         30  
00217 #define PB8_TXD2_A          8   
00218 #define PB9_RXD2_A          9   
00219 #define PA5_CTS2_A          5   
00220 #define PA4_RTS2_A          4   
00222 #define PC0_SCK3_B          0   
00223 #define PB10_TXD3_A         10  
00224 #define PB11_RXD3_A         11  
00225 #define PC10_CTS3_B         10  
00226 #define PC8_RTS3_B          8   
00228 #define PA31_TXD4_B         31  
00229 #define PA30_RXD4_B         30  
00231 #define PB12_TXD5_A         12  
00232 #define PB13_RXD5_A         13  
00234 
00235 
00237 #define PA0_SPI0_MISO_A     0   
00238 #define PA1_SPI0_MOSI_A     1   
00239 #define PA2_SPI0_SPCK_A     2   
00240 #define PA3_SPI0_NPCS0_A    3   
00241 #define PC11_SPI0_NPCS1_B   11  
00242 #define PC16_SPI0_NPCS2_B   16  
00243 #define PC17_SPI0_NPCS3_B   17  
00245 #define SPI0_PINS           _BV(PA0_SPI0_MISO_A) | _BV(PA1_SPI0_MOSI_A) | _BV(PA2_SPI0_SPCK_A)
00246 #define SPI0_PIO_BASE       PIOA_BASE
00247 #define SPI0_PSR_OFF        PIO_ASR_OFF
00248 
00249 #define SPI0_CS0_PIN        _BV(PA3_SPI0_NPCS0_A)
00250 #define SPI0_CS0_PIO_BASE   PIOA_BASE
00251 #define SPI0_CS0_PSR_OFF    PIO_ASR_OFF
00252 
00253 #define SPI0_CS1_PIN        _BV(PC11_SPI0_NPCS1_B)
00254 #define SPI0_CS1_PIO_BASE   PIOC_BASE
00255 #define SPI0_CS1_PSR_OFF    PIO_BSR_OFF
00256 
00257 #define PB0_SPI1_MISO_A     0   
00258 #define PB1_SPI1_MOSI_A     1   
00259 #define PB2_SPI1_SPCK_A     2   
00260 #define PB3_SPI1_NPCS0_A    3   
00261 #define PC5_SPI1_NPCS1_B    5   
00262 #define PC18_SPI1_NPCS1_B   18  
00263 #define PC4_SPI1_NPCS2_B    4   
00264 #define PC19_SPI1_NPCS2_B   19  
00265 #define PC3_SPI1_NPCS3_B    3   
00266 #define PC20_SPI1_NPCS3_B   20  
00268 #define SPI1_PINS           _BV(PB0_SPI1_MISO_A) | _BV(PB1_SPI1_MOSI_A) | _BV(PB2_SPI1_SPCK_A)
00269 #define SPI1_PIO_BASE       PIOB_BASE
00270 #define SPI1_PSR_OFF        PIO_ASR_OFF
00271 
00272 #define SPI1_CS0_PIN        _BV(PB3_SPI1_NPCS0_A)
00273 #define SPI1_CS0_PIO_BASE   PIOB_BASE
00274 #define SPI1_CS0_PSR_OFF    PIO_ASR_OFF
00275 
00276 #ifndef SPI1_CS3_PIN
00277 #define SPI1_CS3_PIN        _BV(PC3_SPI1_NPCS3_B)
00278 #define SPI1_CS3_PIO_BASE   PIOC_BASE
00279 #define SPI1_CS3_PSR_OFF    PIO_BSR_OFF
00280 #endif
00281 
00286 #define PB20_ISI_D0_B       20  
00287 #define PB21_ISI_D1_B       21  
00288 #define PB22_ISI_D2_B       22  
00289 #define PB23_ISI_D3_B       23  
00290 #define PB24_ISI_D4_B       24  
00291 #define PB25_ISI_D5_B       25  
00292 #define PB26_ISI_D6_B       26  
00293 #define PB27_ISI_D7_B       27  
00294 #define PB10_ISI_D8_B       10  
00295 #define PB11_ISI_D9_B       11  
00296 #define PB12_ISI_D10_B      12  
00297 #define PB13_ISI_D11_B      13  
00298 #define PB28_ISI_PCK_B      28  
00299 #define PB29_ISI_VSYNC_B    29  
00300 #define PB30_ISI_HSYNC_B    30  
00301 #define PB31_ISI_MCK_B      31  
00303 
00304 
00306 #define PA8_MCCK_A          8   
00307 #define PA7_MCCDA_A         7   
00308 #define PA6_MCDA0_A         6   
00309 #define PA9_MCDA1_A         9   
00310 #define PA10_MCDA2_A        10  
00311 #define PA11_MCDA3_A        11  
00312 #define PA1_MCCDB_B         1   
00313 #define PA0_MCDB0_B         0   
00314 #define PA5_MCDB1_B         5   
00315 #define PA4_MCDB2_B         4   
00316 #define PA3_MCDB3_B         3   
00318 
00319 
00321 #define PA10_ETX2_B         10  
00322 #define PA11_ETX3_B         11  
00323 #define PA12_ETX0_A         12  
00324 #define PA13_ETX1_A         13  
00325 #define PA14_ERX0_A         14  
00326 #define PA15_ERX1_A         15  
00327 #define PA16_ETXEN_A        16  
00328 #define PA17_ERXDV_A        17  
00329 #define PA18_ERXER_A        18  
00330 #define PA19_ETXCK_A        19  
00331 #define PA20_EMDC_A         20  
00332 #define PA21_EMDIO_A        21  
00333 #define PA22_ETXER_B        22  
00334 #define PA23_ETX2_B         23  
00335 #define PA24_ETX3_B         24  
00336 #define PA25_ERX2_B         25  
00337 #define PA26_ERX3_B         26  
00338 #define PA27_ERXCK_B        27  
00339 #define PA28_ECRS_B         28  
00340 #define PA29_ECOL_B         29  
00341 #define PC21_EF100_B        21  
00343 
00344 
00346 #define PA22_ADTRG_A        22  
00348 
00349 
00351 #define PB14_DRXD_A         14  
00352 #define PB15_DTXD_A         15  
00354 
00355 
00357 #define PB18_TD0_A          18  
00358 #define PB19_RD0_A          19  
00359 #define PB16_TK0_A          16  
00360 #define PB20_RK0_A          20  
00361 #define PB17_TF0_A          17  
00362 #define PB21_RF0_A          21  
00364 
00365 
00367 #define PA23_TWD_A          23  
00368 #define PA24_TWCK_A         24  
00370 
00371 
00373 #define PA25_TCLK0_A        25  
00374 #define PA26_TIOA0_A        26  
00375 #define PC9_TIOB0_B         9   
00377 #define PB6_TCLK1_B         6   
00378 #define PA27_TIOA1_A        27  
00379 #define PC7_TIOB1_A         7   
00381 #define PB7_TCLK2_B         7   
00382 #define PA28_TIOA2_A        28  
00383 #define PC6_TIOB2_A         6   
00385 #define PB16_TCLK3_B        16  
00386 #define PB0_TIOA3_B         0   
00387 #define PB1_TIOB3_B         1   
00389 #define PB17_TCLK4_B        17  
00390 #define PB2_TIOA4_B         2   
00391 #define PB18_TIOB4_B        18  
00393 #define PC22_TCLK5_B        22  
00394 #define PB3_TIOA5_B         3   
00395 #define PB19_TIOB5_B        19  
00397 
00398 
00400 #define PB30_PCK0_A         30  
00401 #define PC1_PCK0_B          1   
00402 #define PB31_PCK1_A         31  
00403 #define PC2_PCK1_B          2   
00405 
00406 
00408 #define PC10_A25_CFRNW_A    10  
00409 #define PC8_NCS4_CFCS0_A    8   
00410 #define PC9_NCS5_CFCS1_A    9   
00411 #define PC6_CFCE1_B         6   
00412 #define PC7_CFCE2_B         7   
00414 
00415 
00417 #define PC16_D16_A          16  
00418 #define PC17_D17_A          17  
00419 #define PC18_D18_A          18  
00420 #define PC19_D19_A          19  
00421 #define PC20_D20_A          20  
00422 #define PC21_D21_A          21  
00423 #define PC22_D22_A          22  
00424 #define PC23_D23_A          23  
00425 #define PC24_D24_A          24  
00426 #define PC25_D25_A          25  
00427 #define PC26_D26_A          26  
00428 #define PC27_D27_A          27  
00429 #define PC28_D28_A          28  
00430 #define PC29_D29_A          29  
00431 #define PC30_D30_A          30  
00432 #define PC31_D31_A          31  
00433 #define PC4_A23_A           4   
00434 #define PC5_A24_A           5   
00435 #define PC11_NCS2_A         11  
00436 #define PC14_NCS3_NANDCS_A  14  
00437 #define PC13_NCS6_B         13  
00438 #define PC12_NCS7_B         12  
00439 #define PC15_NWAIT_A        15  
00441 
00442 
00444 #define PC13_FIQ_A          13  
00445 #define PC12_IRQ0_A         12  
00446 #define PC15_IRQ1_B         15  
00447 #define PC14_IRQ2_B         14  
00449 
00450 
00452 #endif                          /* _ARCH_ARM_SAM9260_H_ */