![]() |
Data Structures | |
struct | VS_HEADERINFO |
Defines | |
#define | VS_OPCODE_READ 3 |
#define | VS_OPCODE_WRITE 2 |
#define | VS_MODE_REG 0 |
#define | VS_STATUS_REG 1 |
#define | VS_INT_FCTLH_REG 2 |
#define | VS_CLOCKF_REG 3 |
#define | VS_DECODE_TIME_REG 4 |
#define | VS_AUDATA_REG 5 |
#define | VS_WRAM_REG 6 |
#define | VS_WRAMADDR_REG 7 |
#define | VS_HDAT0_REG 8 |
#define | VS_HDAT1_REG 9 |
#define | VS_A1ADDR_REG 10 |
#define | VS_VOL_REG 11 |
#define | VS_A1CTRL_REG 13 |
#define | VS_SM_DIFF 0x0001 |
#define | VS_SM_FFWD 0x0002 |
#define | VS_SM_RESET 0x0004 |
#define | VS_SM_MP12 0x0008 |
#define | VS_SM_PDOWN 0x0010 |
#define | VS_SM_DAC 0x0020 |
#define | VS_SM_DACMONO 0x0040 |
#define | VS_SM_BASS 0x0080 |
#define | VS_SM_DACT 0x0100 |
#define | VS_SM_BYTEORD 0x0200 |
#define | VS_SM_IBMODE 0x0400 |
#define | VS_SM_IBCLK 0x0800 |
#define | VS_CF_DOUBLER 0x8000 |
#define | VS_FLUSH_BYTES 2048 |
#define | VS_STATUS_STOPPED 0 |
#define | VS_STATUS_RUNNING 1 |
#define | VS_STATUS_EOF 2 |
#define | VS_STATUS_EMPTY 4 |
#define | VS_SCK_BIT 0 |
VS1001 serial control interface clock input bit. | |
#define | VS_SCK_PORT PORTB |
#define | VS_SCK_DDR DDRB |
#define | VS_SS_BIT 1 |
VS1001 serial data interface clock input bit. | |
#define | VS_SS_PORT PORTB |
#define | VS_SS_DDR DDRB |
#define | VS_SI_BIT 2 |
VS1001 serial control interface data input. | |
#define | VS_SI_PORT PORTB |
#define | VS_SI_DDR DDRB |
#define | VS_SO_BIT 3 |
VS1001 serial control interface data output. | |
#define | VS_SO_PIN PINB |
#define | VS_SO_DDR DDRB |
#define | VS_XCS_BIT 4 |
VS1001 active low chip select input. | |
#define | VS_XCS_PORT PORTB |
#define | VS_XCS_DDR DDRB |
#define | VS_BSYNC_BIT 5 |
VS1001 serial data interface bit sync. | |
#define | VS_BSYNC_PORT PORTB |
#define | VS_BSYNC_DDR DDRB |
#define | VS_RESET_BIT 7 |
VS1001 hardware reset input. | |
#define | VS_RESET_PORT PORTB |
#define | VS_RESET_DDR DDRB |
#define | VS_SIGNAL sig_INTERRUPT6 |
VS1001 data request interrupt. | |
#define | VS_DREQ_BIT 6 |
#define | VS_DREQ_PORT PORTE |
#define | VS_DREQ_PIN PINE |
#define | VS_DREQ_DDR DDRE |
Functions | |
u_char | VsPlayerInterrupts (u_char enable) |
Enable or disable player interrupts. | |
u_char * | VsBufferInit (u_short size) |
u_char * | VsBufferReset (void) |
u_char * | VsBufferRequest (u_short *sizep) |
u_char * | VsBufferAcknowledge (u_short nbytes) |
u_short | VsBufferAvailable (void) |
int | VsSetVolume (u_char left, u_char right) |
Set volume. |
#define VS_MODE_REG 0 |
#define VS_INT_FCTLH_REG 2 |
#define VS_CLOCKF_REG 3 |
#define VS_DECODE_TIME_REG 4 |
#define VS_HDAT0_REG 8 |
#define VS_HDAT1_REG 9 |
#define VS_VOL_REG 11 |
#define VS_SM_RESET 0x0004 |
#define VS_FLUSH_BYTES 2048 |
#define VS_STATUS_STOPPED 0 |
#define VS_STATUS_RUNNING 1 |
Definition at line 167 of file vs1001k.h.
Referenced by VsPlayerFlush(), VsPlayerKick(), and VsPlayerStop().
#define VS_STATUS_EMPTY 4 |
Definition at line 169 of file vs1001k.h.
Referenced by VsPlayerFlush().
#define VS_SCK_BIT 0 |
#define VS_SCK_PORT PORTB |
Port register of VS_SCK_BIT.
#define VS_SCK_DDR DDRB |
Data direction register of VS_SCK_BIT.
#define VS_SS_BIT 1 |
#define VS_SS_PORT PORTB |
#define VS_SS_DDR DDRB |
#define VS_SI_BIT 2 |
#define VS_SI_PORT PORTB |
#define VS_SI_DDR DDRB |
#define VS_SO_BIT 3 |
#define VS_SO_DDR DDRB |
#define VS_XCS_BIT 4 |
#define VS_XCS_PORT PORTB |
Port output register of VS_XCS_BIT.
#define VS_XCS_DDR DDRB |
Data direction register of VS_XCS_BIT.
#define VS_BSYNC_BIT 5 |
#define VS_BSYNC_PORT PORTB |
Port output register of VS_BSYNC_BIT.
#define VS_BSYNC_DDR DDRB |
Data direction register of VS_BSYNC_BIT.
#define VS_RESET_PORT PORTB |
Port output register of VS_RESET_BIT.
#define VS_RESET_DDR DDRB |
Data direction register of VS_RESET_BIT.
#define VS_SIGNAL sig_INTERRUPT6 |
VS1001 data request interrupt.
Definition at line 329 of file vs1001k.c.
Referenced by VsPlayerInit(), and VsPlayerInterrupts().
#define VS_DREQ_PORT PORTE |
Port output register of VS_DREQ_BIT.
#define VS_DREQ_PIN PINE |
Port input register of VS_DREQ_BIT.
#define VS_DREQ_DDR DDRE |
Data direction register of VS_DREQ_BIT.
Enable or disable player interrupts.
This routine is typically used by applications when dealing with unprotected buffers.
enable | Disables interrupts when zero. Otherwise interrupts are enabled. |
Definition at line 595 of file vs1001k.c.
References NutIrqDisable(), NutIrqEnable(), and VS_SIGNAL.
Referenced by VsBeep(), VsGetHeaderInfo(), VsMemoryTest(), VsPlayerFlush(), VsPlayerInit(), VsPlayerKick(), VsPlayerReset(), VsPlayerSetMode(), VsPlayerStop(), VsPlayTime(), and VsSetVolume().
u_char* VsBufferReset | ( | void | ) |
u_short VsBufferAvailable | ( | void | ) |
Set volume.
left | Left channel volume. | |
right | Right channel volume. |
Definition at line 1013 of file vs1001k.c.
References VS_VOL_REG, and VsPlayerInterrupts().
Referenced by main().