Go to the documentation of this file.00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028
00029
00030
00031
00032
00033
00034
00035
00036
00037
00038
00039
00040
00041
00042
00043
00044
00045
00046
00047
00048
00049
00050
00051
00052
00053
00054 #include <arch/arm.h>
00055 #include <dev/irqreg.h>
00056
00057 #ifndef NUT_IRQPRI_TC0
00058 #define NUT_IRQPRI_TC0 0
00059 #endif
00060
00061 static int TimerCounter0IrqCtl(int cmd, void *param);
00062
00063 IRQ_HANDLER sig_TC0 = {
00064 #ifdef NUT_PERFMON
00065 0,
00066 #endif
00067 NULL,
00068 NULL,
00069 TimerCounter0IrqCtl
00070 };
00071
00075 static unsigned int dummy;
00076 static void TimerCounter0IrqEntry(void) __attribute__ ((naked));
00077 void TimerCounter0IrqEntry(void)
00078 {
00079 IRQ_ENTRY();
00080 #ifdef NUT_PERFMON
00081 sig_TC0.ir_count++;
00082 #endif
00083 dummy = inr(TC0_SR);
00084 if (sig_TC0.ir_handler) {
00085 (sig_TC0.ir_handler) (sig_TC0.ir_arg);
00086 }
00087 IRQ_EXIT();
00088 }
00089
00107 static int TimerCounter0IrqCtl(int cmd, void *param)
00108 {
00109 int rc = 0;
00110 unsigned int *ival = (unsigned int *)param;
00111 int_fast8_t enabled = inr(AIC_IMR) & _BV(TC0_ID);
00112
00113
00114 if (enabled) {
00115 outr(AIC_IDCR, _BV(TC0_ID));
00116 }
00117
00118 switch(cmd) {
00119 case NUT_IRQCTL_INIT:
00120
00121 outr(AIC_SVR(TC0_ID), (unsigned int)TimerCounter0IrqEntry);
00122
00123 outr(AIC_SMR(TC0_ID), AIC_SRCTYPE_INT_EDGE_TRIGGERED | NUT_IRQPRI_TC0);
00124
00125 outr(AIC_ICCR, _BV(TC0_ID));
00126 break;
00127 case NUT_IRQCTL_STATUS:
00128 if (enabled) {
00129 *ival |= 1;
00130 }
00131 else {
00132 *ival &= ~1;
00133 }
00134 break;
00135 case NUT_IRQCTL_ENABLE:
00136 enabled = 1;
00137 break;
00138 case NUT_IRQCTL_DISABLE:
00139 enabled = 0;
00140 break;
00141 case NUT_IRQCTL_GETMODE:
00142 {
00143 unsigned int val = inr(AIC_SMR(TC0_ID)) & AIC_SRCTYPE;
00144 if (val == AIC_SRCTYPE_INT_LEVEL_SENSITIVE || val == AIC_SRCTYPE_EXT_HIGH_LEVEL) {
00145 *ival = NUT_IRQMODE_LEVEL;
00146 } else {
00147 *ival = NUT_IRQMODE_EDGE;
00148 }
00149 }
00150 break;
00151 case NUT_IRQCTL_SETMODE:
00152 if (*ival == NUT_IRQMODE_LEVEL) {
00153 outr(AIC_SMR(TC0_ID), (inr(AIC_SMR(TC0_ID)) & ~AIC_SRCTYPE) | AIC_SRCTYPE_INT_LEVEL_SENSITIVE);
00154 } else if (*ival == NUT_IRQMODE_EDGE) {
00155 outr(AIC_SMR(TC0_ID), (inr(AIC_SMR(TC0_ID)) & ~AIC_SRCTYPE) | AIC_SRCTYPE_INT_EDGE_TRIGGERED);
00156 } else {
00157 rc = -1;
00158 }
00159 break;
00160 case NUT_IRQCTL_GETPRIO:
00161 *ival = inr(AIC_SMR(TC0_ID)) & AIC_PRIOR;
00162 break;
00163 case NUT_IRQCTL_SETPRIO:
00164 outr(AIC_SMR(TC0_ID), (inr(AIC_SMR(TC0_ID)) & ~AIC_PRIOR) | *ival);
00165 break;
00166 #ifdef NUT_PERFMON
00167 case NUT_IRQCTL_GETCOUNT:
00168 *ival = (unsigned int)sig_TC0.ir_count;
00169 sig_TC0.ir_count = 0;
00170 break;
00171 #endif
00172 default:
00173 rc = -1;
00174 break;
00175 }
00176
00177
00178 if (enabled) {
00179 outr(AIC_IECR, _BV(TC0_ID));
00180 }
00181 return rc;
00182 }