Go to the documentation of this file.00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028
00029
00030
00031
00032
00033
00034
00035
00036
00037
00038
00039
00040
00041
00042
00043
00044
00045
00046
00047 #include <arch/arm.h>
00048 #include <dev/irqreg.h>
00049
00050 #ifndef NUT_IRQPRI_EMAC
00051 #define NUT_IRQPRI_EMAC 4
00052 #endif
00053
00054 static int EmacIrqCtl(int cmd, void *param);
00055
00056 IRQ_HANDLER sig_EMAC = {
00057 #ifdef NUT_PERFMON
00058 0,
00059 #endif
00060 NULL,
00061 NULL,
00062 EmacIrqCtl
00063 };
00064
00068 static void EmacIrqEntry(void) __attribute__ ((naked));
00069 void EmacIrqEntry(void)
00070 {
00071 IRQ_ENTRY();
00072 #ifdef NUT_PERFMON
00073 sig_EMAC.ir_count++;
00074 #endif
00075 if (sig_EMAC.ir_handler) {
00076 (sig_EMAC.ir_handler) (sig_EMAC.ir_arg);
00077 }
00078 IRQ_EXIT();
00079 }
00080
00098 static int EmacIrqCtl(int cmd, void *param)
00099 {
00100 int rc = 0;
00101 unsigned int *ival = (unsigned int *) param;
00102 int_fast8_t enabled = inr(AIC_IMR) & _BV(EMAC_ID);
00103
00104
00105 if (enabled) {
00106 outr(AIC_IDCR, _BV(EMAC_ID));
00107 }
00108
00109 switch (cmd) {
00110 case NUT_IRQCTL_INIT:
00111
00112 outr(AIC_SVR(EMAC_ID), (unsigned int) EmacIrqEntry);
00113
00114 outr(AIC_SMR(EMAC_ID), AIC_SRCTYPE_INT_EDGE_TRIGGERED | NUT_IRQPRI_EMAC);
00115
00116 outr(AIC_ICCR, _BV(EMAC_ID));
00117 break;
00118 case NUT_IRQCTL_STATUS:
00119 if (enabled) {
00120 *ival |= 1;
00121 } else {
00122 *ival &= ~1;
00123 }
00124 break;
00125 case NUT_IRQCTL_ENABLE:
00126 enabled = 1;
00127 break;
00128 case NUT_IRQCTL_DISABLE:
00129 enabled = 0;
00130 break;
00131 case NUT_IRQCTL_GETMODE:
00132 {
00133 unsigned int val = inr(AIC_SMR(EMAC_ID)) & AIC_SRCTYPE;
00134 if (val == AIC_SRCTYPE_INT_LEVEL_SENSITIVE || val == AIC_SRCTYPE_EXT_HIGH_LEVEL) {
00135 *ival = NUT_IRQMODE_LEVEL;
00136 } else {
00137 *ival = NUT_IRQMODE_EDGE;
00138 }
00139 }
00140 break;
00141 case NUT_IRQCTL_SETMODE:
00142 if (*ival == NUT_IRQMODE_LEVEL) {
00143 outr(AIC_SMR(EMAC_ID), (inr(AIC_SMR(EMAC_ID)) & ~AIC_SRCTYPE) | AIC_SRCTYPE_INT_LEVEL_SENSITIVE);
00144 } else if (*ival == NUT_IRQMODE_EDGE) {
00145 outr(AIC_SMR(EMAC_ID), (inr(AIC_SMR(EMAC_ID)) & ~AIC_SRCTYPE) | AIC_SRCTYPE_INT_EDGE_TRIGGERED);
00146 } else {
00147 rc = -1;
00148 }
00149 break;
00150 case NUT_IRQCTL_GETPRIO:
00151 *ival = inr(AIC_SMR(EMAC_ID)) & AIC_PRIOR;
00152 break;
00153 case NUT_IRQCTL_SETPRIO:
00154 outr(AIC_SMR(EMAC_ID), (inr(AIC_SMR(EMAC_ID)) & ~AIC_PRIOR) | *ival);
00155 break;
00156 #ifdef NUT_PERFMON
00157 case NUT_IRQCTL_GETCOUNT:
00158 *ival = (unsigned int) sig_EMAC.ir_count;
00159 sig_EMAC.ir_count = 0;
00160 break;
00161 #endif
00162 default:
00163 rc = -1;
00164 break;
00165 }
00166
00167
00168 if (enabled) {
00169 outr(AIC_IECR, _BV(EMAC_ID));
00170 }
00171 return rc;
00172 }