Go to the documentation of this file.00001 #ifndef _ARCH_ARM_AT91_AIC_H_
00002 #define _ARCH_ARM_AT91_AIC_H_
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028
00029
00030
00031
00032
00033
00034
00035
00057
00062 #define AIC_SMR(i) (AIC_BASE + i * 4)
00063
00068 #define AIC_PRIOR 0x00000007
00069
00077 #define AIC_SRCTYPE 0x00000060
00078
00079 #define AIC_SRCTYPE_INT_LEVEL_SENSITIVE 0x00000000
00080 #define AIC_SRCTYPE_INT_EDGE_TRIGGERED 0x00000020
00081 #define AIC_SRCTYPE_EXT_LOW_LEVEL 0x00000000
00082 #define AIC_SRCTYPE_EXT_NEGATIVE_EDGE 0x00000020
00083 #define AIC_SRCTYPE_EXT_HIGH_LEVEL 0x00000040
00084 #define AIC_SRCTYPE_EXT_POSITIVE_EDGE 0x00000060
00086
00087
00093 #define AIC_SVR(i) (AIC_BASE + 0x80 + i * 4)
00094
00098 #define AIC_IVR_OFF 0x00000100
00099 #define AIC_IVR (AIC_BASE + AIC_IVR_OFF)
00101
00102
00104 #define AIC_FVR_OFF 0x00000104
00105 #define AIC_FVR (AIC_BASE + AIC_FVR_OFF)
00107
00108
00110 #define AIC_ISR_OFF 0x00000108
00111 #define AIC_ISR (AIC_BASE + AIC_ISR_OFF)
00112 #define AIC_IRQID 0x0000001F
00114
00115
00117 #define AIC_IPR_OFF 0x0000010C
00118 #define AIC_IPR (AIC_BASE + AIC_IPR_OFF)
00120
00121
00123 #define AIC_IMR_OFF 0x00000110
00124 #define AIC_IMR (AIC_BASE + AIC_IMR_OFF)
00126
00127
00129 #define AIC_CISR_OFF 0x00000114
00130 #define AIC_CISR (AIC_BASE + AIC_CISR_OFF)
00131 #define AIC_NFIQ 0x00000001
00132 #define AIC_NIRQ 0x00000002
00134
00135
00137 #define AIC_IECR_OFF 0x00000120
00138 #define AIC_IECR (AIC_BASE + AIC_IECR_OFF)
00140
00141
00143 #define AIC_IDCR_OFF 0x00000124
00144 #define AIC_IDCR (AIC_BASE + AIC_IDCR_OFF)
00146
00147
00149 #define AIC_ICCR_OFF 0x00000128
00150 #define AIC_ICCR (AIC_BASE + AIC_ICCR_OFF)
00152
00153
00155 #define AIC_ISCR_OFF 0x0000012C
00156 #define AIC_ISCR (AIC_BASE + AIC_ISCR_OFF)
00158
00159
00161 #define AIC_EOICR_OFF 0x00000130
00162 #define AIC_EOICR (AIC_BASE + AIC_EOICR_OFF)
00164
00165
00167 #define AIC_SPU_OFF 0x00000134
00168 #define AIC_SPU (AIC_BASE + AIC_SPU_OFF)
00170
00171
00173 #define AIC_DCR_OFF 0x0000138
00174 #define AIC_DCR (AIC_BASE + AIC_DCR_OFF)
00176
00177
00179 #define AIC_FFER_OFF 0x00000140
00180 #define AIC_FFER (AIC_BASE + AIC_FFER_OFF)
00182
00183
00185 #define AIC_FFDR_OFF 0x00000144
00186 #define AIC_FFDR (AIC_BASE + AIC_FFDR_OFF)
00188
00189
00191 #define AIC_FFSR_OFF 0x00000148
00192 #define AIC_FFSR (AIC_BASE + AIC_FFSR_OFF)
00194
00195
00197 #endif